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Abstract—In this letter, we report the operation of AlGaN/GaN
HEMTs with Pd gates in air over a wide temperature range from
22°C to 500°C. The variation in the threshold voltage (14h) is
less than 1% over the entire temperature range. Moreover, a
safe biasing region where the transconductance peak (gm) occurs
over the entire temperature range was observed, enabling high-
temperature analog circuit design. Furthermore, the operation
of the devices over 25 hours was experimentally studied, demon-
strating the stability of the DC characteristics and V211 at 400° C.
Finally, the degradation mechanisms of HEMTs at 500°C over 25
hours of operation are discussed, and are shown to be associated
with the 2DEG sheet density and mobility decrease.
Index Terms—Gallium nitride (GaN), High electron mobility
transistor (HEMT), High-temperature electronics.
1. INTRODUCTION
IDE—bandgap semiconductors such as silicon carbide
W(SiC) and gallium nitride (GaN) have proven to be
Viable candidates for operation in extreme environments due to
their superior electronic properties, namely their low intrinsic
carrier concentration [1], [2]. Wide-bandgap electronics have
recently found use in aviation, space exploration, automotive
and deep—well drilling applications. NASA Glenn Research
center (GRC) has studied SiC JFETs (junction field effect
transistors) for harsh environments for approximately a decade
[3] and demonstrated reliable electronics operational at 500°C
for a year [4]. High—temperature devices and Circuits in SiC
have also been studied to a great extent in n-type metal-
oxide semiconductor (NMOS) and complementary metal-
oxide semiconductor (CMOS) [5]—[8], and BJT (bipolar junc-
tion transistor) architectures [9]—[18]. AlGaN/GaN high elec-
tron mobility transistor (HEMTs) are a promising candidate
for implementation of integrated electronics [19]—[22], and
a few studies have discussed the high-temperature capability
of the HEMTs [23]—[25]. However, as compared with SiC,
AlGaN/GaN HEMTs have not been sufficiently matured for
implementation of ICs for extreme temperatures.
Previous work has investigated the high-temperature proper-
ties of depletion—mode AlGaN/GaN HEMTs, at temperatures
of 200°C [26], 400°C [27], and 425°C [28]. Maier et a1. [24]
reported the failure of the GaN HEMTs with A10,24Ga0,76N
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barrier layer grown on SiC, with Ti/Al/Ni/Au Ohmic contacts
and Mo/Au Schottky gate contact after 219 hours at 500°C in
vacuum (benign environment). The corresponding failure was
associated with the gate diode breakdown. Furthermore, the
DC characteristics of AlGaN/GaN HEMTs and MIS-HEMTs
have been studied up to 600°C in air for 30 minutes [29]. It is
shown in [29] that the HEMTs fail prematurely at 300°C due
to the high gate leakage. Although these MIS-HEMTs operate
up to 600°C, they exhibit threshold voltage (Vth) instability
beyond 300°C.
In this letter, we investigate high-temperature operation of
depletion—mode AlGaN/GaN HEMTs on Si substrates with
Pd gates. The operation of the HEMTs from 22°C up to
400°C is studied. The high temperature stability of HEMTs
kept at 400°C and 500°C for 25 hours is further analyzed
and discussed. It is shown that the AlGaN/GaN HEMTs
exposed to 400°C environments have a stable response over
25 hours of operation with N 1% variation of the threshold
voltage Vth after 5-h0urs burn-in, and can be promising
candidates for future integrated Circuits. Moreover, we show
that the prolonged exposure to temperatures above 400°C
in air can limit the operation of the AlGaN/GaN HEMTs
due to the reduction of the 2DEG (2D electron gas) sheet
density and mobility. Compared with [29], we report improved
gate leakage and DC characteristics for the HEMTs and
unlike [24] that investigated the high-temperature operation of
the AlGaN/GaN HEMTs in vacuum, this letter demonstrates
the high—temperature AlGaN/GaN HEMTs in the oxidizing
environment of air. Reliable operation in air is important
for practical applications as it avoids complex packaging and
enables sensing applications where contact with the ambient
is necessary [30].
II. ALGAN/GAN HEMT FABRICATION
The HEMTs were fabricated with an AlGaN/GaN-on-Si
wafer (DOWA, Inc.) grown by metal—organic chemical vapor
deposition (MOCVD). The cross-section is illustrated in Fig. 1.
It consists of a 1.5 mm thick strain management buffer struc-
ture followed by a 1.5 mm thick GaN layer grown on top of Si
(111). Formation of the 2DEG was accomplished by growing
an epitaxial stack consisting of a 1-nm-thick AlN spacer, 30-
nm—thick AIOV25GaOV75N barrier layer and 1 nm thick GaN
capping layer. This wafer has a manufacturer specified 2DEG
mobility of ~1,400 cmZ/V-s and sheet density of ~1x1013
cm’2 at room temperature. A mesa etch is used to define
the HEMT channel Via an inductive coupled plasma technique
with BCl3/C12 gases. Source/drain contacts were realized using
a standard evaporation and lift-off process with a Ti/Al/Pt/Au
(20/100/40/80 nm) stack. To make the contacts Ohmic, rapid
thermal annealing (RTA) was employed at 850°C for 35 s.
A layer of Pd/Au (40/10 nm) was e-beam evaporated and
patterned as the gate metal. The devices were passivated by
a 20 nm thick atomic layer deposited (ALD) A1203 layer,
deposited at 250°C [31]. The contact pads were opened up
by etching the ALD A1203 using a 20:1 buffered oxide etch
(BOE) solution for 1 min. Ti/Pt (10/100 nm) is used for
the interconnect/bond pads (Fig. 1). Prior to measurement all
samples were annealed at 600°C for 30 seconds in air on a
hot-Chuck.
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Fig. l. (a) The cross section schematic and (b) the micrO-photograph 0f the
AlGaN/GaN HEMT (LGS=LGD=6 pm).
111. EXPERIMENTAL RESULTS AND DISCUSSIONS
The GaN HEMTs were characterized in air from 22°C
up to 500°C on a temperature-controlled probe station using
an Agilent B1500A semiconductor parameter analyzer. The
measurement at 22°C was repeated after cooling and denoted
as 22°C return in Fig. 2.
A. DC Characteristics of the AlGaN/GaN HEMT
The output characteristics (ID — V133) and transconductance
(gm) of the HEMTs in the temperature range of 22°C to 400°C
are shown in Fig. 2(a) and (b), respectively. The decrease in
drain current (ID) and gm is due to lowered mobility at high
temperatures. This decrease was observed to have a T’1'5
dependence on temperature, consistent with the decrease in
2DEG electron mobility from optical phonon scattering [32].
The peak of the transconductance (gmjpeak) shifts from -2.3 V
to -2.5 V as the temperature is increased from 22°C to 400°C
and decreased upon return to 22°C. This peak position defines
an optimal biasing region for analog design. The proposed
biasing region for a temperature-stable analog amplifier design
is indicated in Fig. 2(b). The existence of a ~1.5 V biasing
region across the measured temperature range means that these
devices are suitable for high-temperature analog design.
The HEMT characteristics are partly recovered after cooling
to room temperature. However, both ID and gmmeak decrease
slightly, and the gm shifts to more negative voltages. Fig. 2(c)
illustrates ID — VGS, showing the decrease of the HEMT
0N/0FF ratio from ~5><104 at room temperature to N 103 at
400°C. The threshold voltage (Vth) 0f the HEMTs have been
extracted using the Extrapolation in the Linear Region (ELR)
method [33], considering long-Channel MOSFET behavior.
Biasing Region
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Fig. 2. (a) The output characteristics (at VGS = 0 V). (b) The transconduc-
tance (gm) at VDS = 2.5 V. (c) The ID — VGS (at VDS = 2.5 V). The
inset shows the temperature dependence of Vth- (d) The gate leakage current
of the GaN HEMT over temperature from 22°C to 400°C.
The variation of Vth over temperature is quite small (N 0.9%)
as shown in the inset of Fig. 2(c). Vth after return to room
temperature was measured as -2.52 V. Moreover, the gate
leakage current (IQ) of the HEMT over the temperature is
observed to degrade monotonically over temperature (from
10’5 t0 10’4), but recovered as the sample is cooled down to
22°C (Fig. 2(d)).
B. Prolonged Measurements at 400°C and 500°C (25 hours)
Electrical characterization of AlGaN/GaN HEMTs over
prolonged exposure to high temperature was performed. De-
Vices were placed on a hot-chuck in air for 25 hours, at
400°C and then 500°C. The DC characteristics of the HEMTs
were recorded in 5-minute intervals. The devices measured
in this experiment had previously been tested intermittently
at elevated temperatures up to 500°C. Fig. 3(a)-(c) depict
the output characteristics, the ID — VGS, and the Vth 0f the
HEMTs at 400°C over the course of 25 hours. In all the
aforementioned plots, little degradation is observed over time.
The ID — VGS characteristics stabilized after the 5 hours of
operation at 400°C, as can be seen in Fig. 3(b). N0 variation of
Vth from hour 5 to hour 25 was observed (Fig. 3(C)). However,
when the temperature was increased to 500°C, measurements
shows obvious degradation of the DC characteristics over time
(Fig. 3(d)—(i)). In these devices, nsh is given by [34]
e ~e aq — Wm,+ Ef — AEC). (1)
where am is the total polarization charge (including both
spontaneous and piezoelectric components), Q51, the Schottky
barrier height, Ef the Fermi level with respect to the GaN
conduction-band-edge energy at the GaN/AlGaN interface,
AEC the conduction band discontinuity at the AlGaN/GaN
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Fig. 3. (a), (d) the output characteristics, (b), (e) ID — VGS (at VDS = 2 V),
and (c) ,(t) the threshold voltage of the GaN HEMT (at VDS = 2 V), at
400°C and 500°C over the course of 25 hours of measurement (the legend
for (b) and (e) are the same).
interface, q the elementary charge, d the thickness of the
AlGaN barrier layer, 60 the permittivity of air, and eAlGaN
the permittivity of AlGaN.
The degradation of the HEMT performance at 500°C over
time is partly related to the reduction in the sheet density of
the 2DEG (nsh). It occurs due to strain relaxation, where a
reduction in strain in the AlGaN barrier layer results in reduced
piezoelectric polarization [35], [36]. The gate leakage current
(Ia) at 500°C shows little variation (N5 ><10’°) over 25 hours.
This indicates that Q51, can be assumed to be constant over
time. The variation of Ef and AEC over time is also assumed
negligible compared to the variation of am. In contrast to the
measurements at 400°C, a monotonous reduction of thhl is
observed over time at 500°C as shown in Fig. 3(e),(t). The
|Vth| in a depletion-mode HEMT is given by [34]:
Imhl =W (2)60 ‘ EAZGaN
In this expression only nsh has a strong temperature depen-
dency. The drastic reduction of [Vthl at 500°C over time thus
supports the role of strain relaxation in device degradation. If
we assume that the drain current in the linear region follows a
long-channel model, where ID o< M[(VGS—l/th)(VDS)—Vgs],
and the mobility (M) does not change, we can estimate a
~1.6>< degradation in ID from Vth degradation over the 25-
hour duration. However, ~2.3>< reduction of 0N-state ID is
observed VGS : 0 V (Fig. 3.(e)) which indicates the 2DEG
mobility decreased by a factor of ~1.4>< over time at 500°C,
besides the decrease in the 2DEG sheet density. The mobility
degradation may also be associated with cracks developed
at the AlGaN/GaN interface due to strain relaxation [36].
Moreover, the subthreshold slope shows a degradation over
time from 400 mV/decade to 770 mV/decade (Fig. 3.(e)),
which is presumed to be associated with the interface traps,
similar to Si MOSFETs [37]. Furthermore, the association of
subthreshold slope change with interface traps in AlGaN/GaN
HEMTs is introduced and studied in [38].
lV.CONCLU$ONS
High—temperature operation of AlGaN/GaN HEMTs with a
Pd gate was demonstrated for 25 hours of operation, from
22°C to 500°C. Vth variation is less than 1% over the
entire temperature range. The peak of the transconductance,
(9m,peak) shifts from VG3= -2.8 V to -2.3 V, suggesting a
safe biasing operation region for analog electronics over a
wide range of temperature 22°C to 400°C. Moreover, 25-hour
measurements of the HEMTs show stable DC characteristics at
400°C, with a very slight degradation of ID, and unchanged
Vth. The HEMTs at 500°C exhibit a degradation behaviour
over 25 hours which is attributed to the reduction of the 2DEG
sheet density as well as mobility due to strain relaxation.
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